Formal Equivalence Checking and Design Debugging
12/2012 · Frontiers in Electronic Testing Livro 12 · Springer Science & Business Media
Livro eletrónico
229
Páginas
Acerca deste livro eletrónico
Formal Equivalence Checking and Design Debugging covers two major topics in design verification: logic equivalence checking and design debugging. The first part of the book reviews the design problems that require logic equivalence checking and describes the underlying technologies that are used to solve them. Some novel approaches to the problems of verifying design revisions after intensive sequential transformations such as retiming are described in detail.
The second part of the book gives a thorough survey of previous and recent literature on design error diagnosis and design error correction. This part also provides an in-depth analysis of the algorithms used in two logic debugging software programs, ErrorTracer and AutoFix, developed by the authors.
From the Foreword:
`With the adoption of the static sign-off approach to verifying circuit implementations the application-specific integrated circuit (ASIC) industry will experience the first radical methodological revolution since the adoption of logic synthesis. Equivalence checking is one of the two critical elements of this methodological revolution. This book is timely for either the designer seeking to better understand the mechanics of equivalence checking or for the CAD researcher who wishes to investigate well-motivated research problems such as equivalence checking of retimed designs or error diagnosis in sequential circuits.'
Kurt Keutzer, University of California, Berkeley
The second part of the book gives a thorough survey of previous and recent literature on design error diagnosis and design error correction. This part also provides an in-depth analysis of the algorithms used in two logic debugging software programs, ErrorTracer and AutoFix, developed by the authors.
From the Foreword:
`With the adoption of the static sign-off approach to verifying circuit implementations the application-specific integrated circuit (ASIC) industry will experience the first radical methodological revolution since the adoption of logic synthesis. Equivalence checking is one of the two critical elements of this methodological revolution. This book is timely for either the designer seeking to better understand the mechanics of equivalence checking or for the CAD researcher who wishes to investigate well-motivated research problems such as equivalence checking of retimed designs or error diagnosis in sequential circuits.'
Kurt Keutzer, University of California, Berkeley
Classifique este livro eletrónico
Dê-nos a sua opinião.
Informações de leitura
Smartphones e tablets
Instale a app Google Play Livros para Android e iPad/iPhone. A aplicação é sincronizada automaticamente com a sua conta e permite-lhe ler online ou offline, onde quer que esteja.
Portáteis e computadores
Pode ouvir audiolivros comprados no Google Play através do navegador de Internet do seu computador.
eReaders e outros dispositivos
Para ler em dispositivos e-ink, como e-readers Kobo, tem de transferir um ficheiro e movê-lo para o seu dispositivo. Siga as instruções detalhadas do Centro de Ajuda para transferir os ficheiros para os e-readers suportados.
